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Abstract- The SPICE simulation program is widely used as n,:n2n
a brute force simulator for analyzing and designing switching r'D
power converters. Results from SPICE are mostly useful, but E L O
their integrity is sometimes questionable as erroneous results D
could be obtained which may not reflect the true behavior ra
of the circuits being simulated. Various parameters in SPICE _
are crucial in controlling the convergence and accuracy of the T L D,
simulated results, e.g., relative error tolerance and maximum s D4;Dintegration step size. In this paper, we study the system consist- HZ
ing of the SPICE simulation algorithm and the circuit being L
simulated. Specifically, we describe the generation of flawed rm
solutions in terms of bifurcation of the system under parameter
variations. Erroneous results have been collected for different Fig. 1. Asymmetrical half-bridge forward converter.
relative error tolerances, maximum integration step sizes, and
parasitic inductance and capacitance. These flawed solutions can
be analyzed in terms of the manifestation of period-doubling dynamical behavior. We wish to know what parameters control
bifurcation and chaotic behavior under variation of selected sim-
ulation parameters. This paper provides a systematic approach the integrity of the results and how flawed results normally
to rationalizing the behavior of the SPICE simulator, its practical develop as system parameters are changed. The purpose is
significance being in the identification of the ranges of simulation to understand the dynamics of SPICE simulations, leading to
parameters for which flawed solutions can be produced. a more informed use of SPICE in the design of switching
converters.
I. INTRODUCTION In Section II, we first describe a switching converter and
Proper models and reliable simulations are indispensable some typical simulation results from SPICE. We will give
to the analysis and design of power electronics circuits [1]. 3 sets of simulation results in Section II-B. These results
SPICE is among the most widely used simulation tools which show different behaviors of the same circuit, under the same
provide design information such as circuit operation, stability, circuit condition but with different simulator's parameters. We
transient performance, device stresses, etc [1]-[5]. Transient treat the SPICE algorithm and the switching converter as a
analysis using SPICE is the most popular method for studying nonlinear dynamical system [10]-[12] and study the effects of
the large-signal behavior of switching converters. Switching the simulator's parameters, RELTOL (relative error tolerance),
converters, being nonlinear and time-varying, can be difficult TMAX (maximum step size), parasitic inductors Lra, Lrm,
to simulate using SPICE [6]-[8], the most commonly encoun- and parasitic capacitance Cio, on the simulator's outputs. One
tered problem being convergence. To overcome the conver- of the circuit variables is chosen as the output. The simulated
gence problems, engineers often resort to trial-and-error types outputs of the system for different values of RELTOL are
of adjustment of simulation parameters, such as relaxing the reported in Section III-A, those for different values of TMAX
relative error tolerance and increasing the maximum step size. are reported in Section III-B, and those for varying parasitic
Furthermore, flawed or erroneous results may be generated, inductance and capacitance are reported in Section Ill-C. We
giving wrong or misleading design information [9]. It is thus illustrate in Section IV the different operation boundaries in
of interest to study the way in which the SPICE simulator fails the system parameter space within which correct or flawed
to give correct results. So far, very little work has been reported results are produced. Finally, we conclude our findings in
to address the dynamics of the simulation process from a Section V.
system viewpoint (i.e., treating the simulator that imitates the
dynamics of the switching converter as a dynamical system II. SPICE SIMULATION OF SWITCHING CONVERTERS
and its parameters as system/bifurcation parameters), and to We consider the half-bridge forward converter shown in
study the effects on the integrity of the results obtained. Fig. 1 [13], [14]. SPICE has been found very useful in
In this paper we investigate the SPICE simulator and its identifying the number of states of operation, zero-voltage
Authorized licensed use limited to: Hong Kong Polytechnic University. Downloaded on December 15, 2008 at 22:24 from IEEE Xplore.  Restrictions apply.
3 TABLE I
SIMULATION TIME FOR DIFFERENT RELTOL AND TMAX
RELTOL TMAX Simulation time
0.005 default 5.780 s
0.02 10 ns 17.766s
o9 0.002 1 ns 151.904 s
-2 A. Circuit Description
-3 The circuit in Fig. 1 can be described in a SPICE netlist
2.9862988299t 2x99210-39962998file (omitted here). Dummy sources vc, Vol and Vo2 are added
(a) for the measurement of current. The transformer is assumed
ideal. Parasitic source-pin-inductors Lra and Lrm of the MOS
switches are added for more accurate waveform calculations.
Dr, and Drm are body diodes of the MOS transistors. The two
diodes can also be shunted by external fast switching diodes
D to improve the efficiency.
Steady-state (or near steady-state) waveforms can be ob-
-1 I .tained by running transient analysis in SPICE for a sufficiently
-2 long period of time. Usually, steady-state waveforms can be
-3
.assumed when there is no significant change of the waveforms
in two consecutive switching periods. A typical transient
-4 2.986 2.988 2.99 2.992 2.994 2.996 2.998 analysis commandis as follows:
t lo-' . TRAN TSTEP TSTOP < TSTART < TMAX >>(b) where TMAX is the maximum step size used by SPICE. As
Fig. 2. Flawed simulations of ic with (a) RELTOL 0.005 and default a default, the program chooses either TSTEP or (TSTOP-
TMAX; (b) RELTOL 0.02 and TMAX 10 ns. TSTART)/50.0, whichever is smaller. The calculation of
steady-state waveforms can be speeded up by using the
3.5 optional UIC (use initial conditions) keyword at the end of
3 the .TRAN statement. Also, near steady-state voltages and
2.5 currents values are inserted using "IC=..." at the end of the
2 elements or using the IC control line for various initial node
1.5 voltages obtained from previous solutions.
0.5 B. Erroneous Simulation Results: Beyond Speed-Accuracy
0 Thadeoff
-1 It is generally believed that simulation speed and con-
-1.5 vergence can be improved dramatically by relaxing the re-
2.986 2.988 2.99 2.992 2.994 2.996 2.998 quirement of simulation tolerance [6]. We have measured
the simulation time for three sets of simulation tolerances
Fig. 3. Improved simulations of ic with RELTOL = 0.002 and TMAX 1 and controls, as shown in Table I. Figs. 2 and 3 show the
ns. corresponding simulated waveforms.
For comparison, we also present in Fig. 4 the "correct"
(practically consistent) waveforms of ic with a tighter sim-
switching conditions, device stresses and sensitivity of this ulation control, i.e., RELTOL = 0.001, TMAX = 1 ns and
circuit. In the following study, we will use SPICE to verify the integration method is Gear. We observe a rather large
the operational waveforms of the circuit and our purpose is to discrepancy in the simulated results for different simulator's
find out whether SPICE would faithfully reproduce the correct parameters. This clearly shows that the simulator's parameters
information and under what conditions it would fail to do so. do not only control the speed-accuracy tradeoff, but may also
Furthermore, as we are interested in knowing the integrity be crucial in determining whether correct or flawed results
of SPICE in simulating the correct waveforms, we are not would be produced. It is thus useful to study the dynamics of
concerned here with the problem of convergence associated the system consisting of the SPICE simulation algorithm that
with the presence of a feedback loop. We thus omit such imitates the dynamics of the switching converter.
a feedback loop and focus on openloop simulations which Since we are primarily concerned with system stability
are often performed by engineers in order to inspect the in relation to the SPICE parameters (RELTOL and TMAX),
operational waveforms, and the circuit parameters (parasitic inductors Lra, Lrm and
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3.50.
2.986 2.988 2.55 2.552 2.994 2.996 2.998 x 15-
(a) (a)
,~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
14x101 (b)
(b)
Fig. 5. (a) Flawed periodic operation of ic with RELTOL =0.001 and (b)
3 close-up view.
1.51 Fig. 5 plots the waveform of ic in two switching cycles
(51 it ~~~~~~~withRELTOL =0.001. An erroneous period-2 subharmonic
01~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~.
0.5 T :\operation is observed, as shown in the close-up view in
0 Fig. 5(b). Fig. 6 shows period-2 and period-4 operat.ion (also
-0.5 1-ierroneous) in some intervals of a switching cycle with REL-
-1 :1TOL =0.01. Also, Fig. 7 shows erroneous periodic operation
-1.5 of longer periods with a larger RELTOL. Finally, Fig. 8
2.9 96 2.9962 2.9964 t2.9966 2.9968 2.9 7 displays erroneous chaotic operation with R.ELTOL =0.2.
In general, we observe that the simulation results become
(c) ~~~~~~~more "unstable" (in the sense that more erroneous answers are
Fig. 4. (a) "Correct" simulation of ic with RELTOL =0.00 1, TMAX =1 produced) as we increase RELTOL.
ns and METHOD =Gear; (b)-(c) close-up views.
B. Varying TMAX
We now look at the effect of varying TMAX. For simplicity,
capacitance Cjo of body diodes Dra and Drm), we will focus we keep RELTOL at 0.01, and display the close-up views in
on variation of these parameters. From the SPICE simulation some interval of a switching cycle.
results, we observe period-doubling bifurcation and chaotic Fig. 9 (a) displays the "correct" simulated operation of ic
behavior in some intervals oftime during a switching cycle. In with TMAX =0.5 ns. When TMAX is relaxed to 2 ns, an
the following, we choose the current i0, as shown in Fig. 1, as erroneous period-2 operation is observed, as shown in Fig. 9
the system output for the purpose of identifying the instability (b). When we further increase TMAX, we observe period-2
phenomena. and period-4 operations, as shown in Figs. 9 (c) to (d).
Thus, we observe that the simulation results again become
III. PERIOD-DOUBLING BIFURCATION OF SPICE RESULTS progressively more "unstable" as TMAX is increased. Again,
A. Varying RELTOL by "unstable" we mean that the simulation results do not
In this section, we present a detailed inspection of the effect cneg otecretrsls
of varying RELTOL. In these simulations, TMAX is fixed at C. Varying parasitic inductance and capacitance
5 ns. The simulated results with varying RELTOL are shown Since parasitic inductors Lra, Lrm and parasitic capacitance
in Figs. 5 to 8. Cj0 of the body diodes of the MOS transistors may also affect
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Fig. 6. (a) Flawed periodic operation of ic with RELTOL 0.01 and (b) Fig. 8. (a) Flawed chaotic operation of ic with RELTOL 0.2 and (b)
close-up view. close-up view.
=0.1results become more "stable" as Lra and Lrm are increased.
0.05 Fig. 11 shows the simulated results for different values of
0t parasitic capacitanceim or while Lra and Lrm are kept at
views in some intervalsofaswitchingcycle.address5 nH. The upper panels of Figs. 1i(a) to (c) display erroneous
(a)1 to (c)disply errneousperiodic waveforms ofibfoeeati vel sa values of Col
with RELTOL = 0.01. Increasing the capacitance to 400 pF,
-0.2 00Focprowelsh ithlepnst aperiod-2 operation is observed, as shown in Fig. 11c(c). The
corresponding "correct" results for different values of Cjo are
-0.25RELTOL=0.001andMETHOD=Gear.Increasingthe Fig.alsopresented in the lower panels in Figs. 1r(a) to (c) for the
2.9936 2.9938 2.994t 2.9942 2.9944 2.9946 2.9948 purpose of comparison. Further increasing Cjo to 2400 pF, we
obtain the "correct" result, as shown in Fig. 11I (d). Thus, the
Fig. 7. Close-up view of flawed periodic operation of ic of longer period simulation results again become more "stable" as the parasitic
with RELTOL =0.1. capacitance is increased.
IV. APPLICATION: IDENTIFICATION OF OPERATION
the simulated results, we now look at the effect of varying BOUNDARIES
these parasitic elements. In the following simulations, TMAX Of engineering importance is the ranges of parameters that
is fixed at 5 ns. For simplicity, we only display the close-up correspond to different types of results, flawed and correct. To
views in some intervals of a switching cycle, address this issue, we need to identify the operation boundaries
Fig. 10 shows the simulated results for different values of in some appropriate parameter space. We have performed a
Lra and Lrm,, and Cjo0 83.2 pF. The upper panels of Figs. 10 large number of simulations for different sets of parameters,
(a) to (c) display erroneous period-2 and period-4 waveforms which enable operation boundaries to be identified. It should
of i'c for relatively small values of inductance with RELTOL be noted that although numerical results are presented here for
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Fig. 9. (a) "Correct" simulation of ic with TMAX = 0.5 ns; (b) flawed period-2 operation of ic with TMAX 2 ns; (c) flawed period-4 operation of ic
with TMAX 5 ns; (d) flawed periodic operation of ic with TMAX 10 ns.
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Fig. 11. Simulated waveforms of ic with different CSO, and Lra =Lrm =5nH. (a) CSO0 15 pF. Upper panel: flawed periodic operation with RELTOL=
0.0 1; lower panel: "correct" result with RELTOL =0.00 1 and METHOD =Gear. (b) CSO0 83.2 pF. Upper panel: flawed periodic operation with RELTOL
=0.01; lower panel: "correct" result with RELTOL =0.00 1 and METHOD =Gear. (c) CSO0 400 pF. Upper panel: flawed periodic operation with RELTOL
=0.01; lower panel: "correct" result with RELTOL =0.001 and METHOD =Gear. (d) "Correct" simulation with CSO0 2400 pF and RELTOL =0.01.
"unstable" as TMAX and RELTOL are increased, which is correspond to system parameters above the surface.
consistent with the observations made earlier in Sections III-
A and III-B.
Figs. 12 (b) and (c) display the boundaries of operations V. CONCLUSION
in the 2-dimensional parameter space of 1og10RELTOL versus
Lra, Lrm and Cj0. Here, we observe that the simulated results The SPICE simulator, along with the switching converter it
become generally more "stable" as the parasitic inductance imitates, has been studied in terms of the bifurcation behavior
and capacitance are increased. The correct-flawed simulation of the simulated results. A dynamical system viewpoint is
boundaries in the space of parasitic capacitance versus para- taken to examine the SPICE simulated results for different
sitic inductance for different values of RELTOL are shown in parameter values. It has been found that SPICE exhibits
Fig. 12 (d), where TMAX is fixed at 5 ns. For a certain value period-doubling bifurcation and chaos when parameters are
of RELTOL, we find that the numerically obtained boundary not properly chosen, giving erroneous results which do not
curves are generally consistent with the curve LC =c6x, where reflect the true behavior of the circuits being simulated. Our
cgi is a constant. The correct simulated results should then main conclusion is that SPICE iS itself a dynamical system
correspond to the region defined by LC > cxi Since the which is controlled by a number of parameters whose varia-
parasitic resonant frequency is given by tions cause the simulated results to manifest various behaviors.
1 We also find that the system's behavior is affected by the
LC='g (1) parasitic resonant frequency of the circuit. In this paper, we2w L have considered four parameters in particular, namely, rela-
the above observation clearly indicates that for given values tive error tolerance, maximum step size, parasitic inductance
of RELTOL and TMAX, there is a critical parasitic resonant and parasitic capacitance. We have performed a thorough
frequency fC below which the simulated results are correct. investigation which identifies various system parameters that
Fig. 13 displays the three-dimensional boundary surface in the affect the integrity of the simulation results and the parameter
3-dimensional space of the parasitic resonant frequency, REL- boundaries that define a region in which trustworthy results
TOL and TMAX. In this figure, correct simulations correspond can be guaranteed. The results obtained here can facilitate
to the region below the surface and erroneous simulations parameter selection for guaranteeing correct operations.
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Fig. 12. Boundaries of operations in 2-dimensional parameter space of (a) log10RELTOL vs TMAX; (b) log10RELTOL vs parasitic inductance; (c)
log10RELTOL vs parasitic capacitance; (d) parasitic capacitance vs parasitic inductance for two different values of RELTOL. Simulation of "correct" results
corresponds to region above the curves.
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